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Abstract—Spiking Neural Network (SNN) is the third gener-
ation of Neural Network (NN) mimicking the natural behavior
of the brain. By processing based on binary input/output, SNNs
offer lower complexity, higher density and lower power consump-
tion. This work presents an efficient software-hardware design
framework for developing SNN systems in hardware. In addition,
a design of low-cost neurosynaptic core is presented based
on packet-switching communication approach. The evaluation
results show that the ANN to SNN conversion method with
the size 784:1200:1200:10 performs 99% accuracy for MNIST
while the unsupervised STDP archives 89% with the size 784:400
with recurrent connections. The design of 256-neurons and 65k
synapses is also implemented in ASIC 45nm technology with an
area cost of 0.205 mm2.
Index Terms—Spiking Neural Network, Neuromorphic System,
Network-on-Chip, Architecture and Design, 3D-ICs.
I. INTRODUCTION
Brain-inspired computing or neuromorphic computing is the
next generation of artificial intelligence that extend to areas
of human cognition. As first introduced by Carver Mead in
1990 [1], Very Large Scale Integration (VLSI) with the help
analog components could mimic the behavior of brains with
low costs. The computational building blocks are the replicated
version of neuron which receives, process and sends possible
output spike. Recently, several researchers and companies have
been investigating to integrate large number of neurons on a
single chip while providing efficient and accurate learning [2]–
[6].
Spiking neural network (SNN) [7], [8] is a novel model
for arranging the replicated neurons to emulate natural neural
networks that exist in biological brains. Each neuron in the
SNN can fire independently of the others, and doing so, it
sends pulsed signals to other neurons in the network that
directly change the electrical states of those neurons. By
encoding information within the signals themselves and their
timing, SNNs simulate natural learning processes by dynam-
ically remapping the synapses between artificial neurons in
response to stimuli. Incoming spikes are integrated in soma
to its membrane potential. If the membrane potential crosses
the threshold, the neuron sends an outgoing spikes to an axon.
The axons send the spike to the downstream neurons.
To provide functional systems for researchers to implement
SNNs, several works [2]–[6] have been proposed to provide
SNN platform. Different from ANNs, SNNs take consideration
the time in their computation. One or several neurons might
send out spikes, which are represented by single-bit impulses,
to neighbors through connections (synapses). Each neuron
has it own state values that decide the internal change and
spike time. The network is composed of individual neurons
interacting through spikes. Incoming spikes go through a
synaptic weight storage and is converted to weighted inputs.
The membrane potential of the neuron integrates the weighted
inputs and causes an outgoing spike (or firing) if it is higher
than the threshold. The membrane potential is reset to resting
voltage after firing and the neuron falls into refractory mode
for several time steps.
Currently, there are two major benefits of using SNNs in-
stead of ANNs: (1) lower complexity and power consumption
and (2) early-peek result. Since SNNs is mainly based on mul-
tiplications of binary input, there is no actual multiplication
module needed. Unlike MAC (multiply-accumulate) unit in
ANN, the computation unit of SNN mainly requires adders
which significantly reduce the area cost and computation
time. Also, by representing in binary input, several low-power
methods could be used (i.e. clock/power gating, asynchronous
communication, and so forth) and thank to their lower com-
plexity, the power consumption is also smaller. Second, SNNs
could provide an early peek result that provide fast response
time. As shown in [9], the SNN can be nearly as accurate as
after 350 time steps at just after 100 time steps. This could
help reduces the power consumption by cutting the operation
of the unneeded module and obtain fast response time.
On the other hand, Kim et al. [10] have introduced a TSV-
based 3D-IC neuromorphic design that allows less bandwidth
utilization by stacking multiple high density memory layers.
This brings up an opportunity to integrating 3D-ICs for SNNs
which requires high density and distributed memory access.
While [10] stucks 2D-mesh network, using 3D mesh network
is more efficient for computing and communication. A study
proposed in [7], [8] shows that 3D NoCs outperforms the 2D
NoCs in bandwidth efficiency and spiking frequency.
Although several SNN architectures have been proposed,
there are still several challenges as follows:
1) Memory technology and organization: since a large-
scale SNN architecture requires an enormous amount
of neurons and weights, using an efficient memory
technology, organization, and access need to be carefully
investigated. While most existing works [2]–[6] rely on978-1-7281-5184-7/19/$31.00 c© 2019 IEEE
ar
X
iv
:2
00
3.
09
84
7v
1 
 [c
s.N
E]
  2
2 M
ar 
20
20
serializing using central SRAM to perform computation,
we observe distributed memory could significantly im-
prove the performance.
2) On-chip inter-neuron communication is another is-
sue that needs careful investigation. Since SNNs are
communication-intensive where each neuron sends its
output spikes to several neurons, the congestion in on-
chip communication may occurs. As being implemented
in VLSI, large fan-out is not desired due to the lack of
signal strength which leads to a large buffer requirement.
3) On-line learning is also another issue which needs to be
properly addressed. Despite of having several benefits,
the current learning methodology is not efficient in terms
of accuracy and training time. Multiple layer networks
seem hard to be trained.
This work presents a comprehensive software-hardware plat-
form for designing SNNs based on on-line learning algorithm.
In addition, this work proposes an architecture, design and
evaluation of a low-cost spiking neural network system. This
paper is organized as follows: Section II shows the proposed
SNN architecture. To provide an overview of the proposed
platform, Section II-J describes how to integrate each archi-
tectural module. Section III evaluates the design and finally
Section IV concludes the study.
II. SYSTEM ARCHITECTURE
The overall architecture is shown in Figure 1 which is
based on 3D interconnect infrastructure. The inter-network
interconnect is formed using routers (R) that connect inter- and
intra-layers. The inter-layer interconnect is through-silicon-via
(TSV) technology using model from North Carolina State
University [11] for layout. However, the design could be
applied for traditional 2D-IC or different 3D-IC technologies.
Here, TSV-based 3D-IC is used because of its advantages on
power consumption and scalability. While the communication
is handled by 3D interconnect, the computation is done by
Processing Elements (PEs) where its architecture is shown in
Figure 2. Here, the controller manages the computation by
time step, where the synchronization is done via communica-
tion. The incoming spikes are stored in memory and fed to
the SNPC (spiking neural processing core). The output spikes
from SNPC are also stored in different memory and could be
fed back to SNPC as recurrent connection. Here, the SNPC
has 256 neurons (physical) and 65k synapses (learn-able) and
65k recurrent connection (fixed weight). The neuron performs
using the start/end signals with the controllers to indicate the
time-step (see Figure 5).
A. Inter-neural communication
As we previously mentioned, communication is one of ma-
jor challenge for hardware SNNs. To handle the communica-
tion between SNPCs, the inter-neural interconnect consists of
multiple routers (R). The packet in the inter-neural is single flit
as shown in Figure 3. Here, the “type” field decides whether
it is a spike packet or a memory access one (read/write). The
Fig. 1. System block diagram.
Fig. 2. Processing element.
second field is destination PE which consists of 9-bits (X-Y-
Z domain) that allows maximum of 8x8x8 PEs (512 PEs).
To extend the network size, adding more bits in this field is
necessary. For spike flit, the next fields are the source PE
address and the ID of the firing neural. For memory access flit,
the next field is another type to define the accessed memory
(weight, sparse or other) and is followed by data. Note that
there is no address field since the data is read and written
in burst (serially one by one). The last field is a parity bit to
protect the integrity of a flit. Figure 4 shows the block diagram
of the Network-Interface (NI). The input spike, following the
format in Figure 3, is sent to the address LUT and AER
converter (see Algorithm 1), while the memory access flit is
sent directly to the SNPC. For the memory access, there is
an address generator to create write/read to the memory. The
memory is accessed serially instead of randomly. On the other
hand, the reading memory is also initialized and the data is
read from SNPC memory. The source address is inserted into
the data field which is used to complete the flit. The incoming
and outgoing spikes are read from the memory following the
first come first serve rule.
Fig. 3. Flit format.
Fig. 4. Network Interface Architecture.
Assuming the number of address bits, connected PEs
per PE bits and neurons per PE bits are Naddress−width,
Nconnected−PE , Nneuron/PE , respectively. The address LUT
consists of two tables:
• Address to connected PE: it converts the source address
of the spike to the connected PE address. Here, the
system requires a LUT of Naddress−width banks of
Nconnected−PE bits.
• Converted the connected PE with fired neuron to the
memory address in weight SRAM. Without sparsity, it
requires a LUT of Nconnected−PE +Nneuron/PE banks
of Nneuron/PE bits.
• With a sparsity rate r, there is an option of content
access memory (CAM) of Nneuron/PE banks consisting
Naddress−width+Nneuron/PE bits. The CAM will return
the address within the memory which is the correspond-
ing address in the weight memory.
B. Input Representation
Although the flit follows AER (Address Event Represen-
tative) protocol, the Network Interface (NI) groups them to
a spike array which represents each pre-synaptic neuron.
Based on AER, it updates the values. Algorithm 1 shows
the conversion between AER and spike array where AER in
consists of source PE and neural ID in Figure 3. Note that
with the non-sparsity, simple address conversion (adding based
value) is possible. For the sparsity connections, a simple look-
up-table could be also used.
Algorithm 1: AER conversion.
Input: AER in
Input: new timestep
Output: Spike in; // Input spike
1 Spike in = 0;
2 while new timestep !=0 do
3 pre-syn neuron = decoding (AER in);
4 Spike in = Spike in — 1  pre-syn neuron;
C. Spiking neuro-processing core (SNPC)
Figure 5 shows the architecture of spiking neural network.
The input AER is decoded and grouped in the NI and the input
conversion is performed using Algorithm 1. After receiving
Fig. 5. Spiking neural processing core.
the spike array (256-bit) for each time-step, the decoder
extracts the address of spike array. For instance, if there are
4 pre-synaptic neurons and the spike array is “1010”, the
decoder sends two addresses in two cycles: 1 and 3 which is
corresponding to bit ‘1’ in the spike vector. By generating the
address, it feeds to the weight SRAM to read the weight. Here,
it simply performs the multiplication between input spike and
weight.
A series of weighted input without zero will be sent to a LIF
neuron, which accumulates the value, subtracts the leak and
check the firing condition. The output spike is stored in SRAM
for learning purpose.
D. Sparsity of connection
In [12], the authors uses sparsity connection (i.e 50%)
method. Assume that we have X truth pre-synaptic neurons,
m neurons and we only use n of pre-synaptic neurons’
connection due to sparsity. That being said, we need a LUT
of X × n bits and reduce (X − n)mw bits where w is bit-
width of a weight. The sparsity ratio is s = n/X . If s = 0.5,
we need 2n2 bits for LUT and reduces nmw for connections.
Therefore, the condition of saving memory footprint is:
2n2 < nmw or n < mw/2
With m= 256 and w= 8, we have the saving condition is
n < 1024.
The saving ration is:
Fig. 6. Decoder architecture
(X − n)mw −Xn
Xmw
= 1− (mw +X)s
mw
With m = 256, X = 786, w = 8, saving ratio is: 1− 1.383s.
Therefore, s < 0.723 is the condition of saving memory
footprint. By following the discussed conditions, designers
could calculate their proper value of sparsity. We also want
to note there is a trade of between sparsity and accuracy.
E. Crossbar
Each word of SRAM stores a weight value. In this design,
256 physical neurons requires 256 separated SRAMs. How-
ever, since the input (pre-synaptic neuron spike) is shared,
these SRAMs share the reading address. Therefore, we could
merge these SRAMs to reduce the area cost. For instance,
merging 8 8-bit weights into 64-bit word SRAM, the system
only needs 32 SRAMs. Depending on the SRAM technology
and the size of the weight, designers could design the desired
SRAM structure. To extract the address from the decode stage,
we use the architecture in Figure 6. It extracts one-hot value
with least index from the spike array and converts it to index
value to feed to the SRAM. Then, one-hot value is XORed
with the spike array value to erase the one-hot bit which is
feed. The decoder method is also reused in AER conversion.
Therefore, the output spike is fed to decoder to extract each
spiking index. Then, the spiking indexes are converted to AER.
Using the decoder in incoming spikes could save the area
cost if the number of spike is very large. For instance, with
8-bit address for 256 bit spike array, this method could save
memory footprint when there are more than (256/8) 32 spikes
withing a time step. We would like to note that with fully
connected SNN, if the previous layer has a huge number
of neurons, storing spike array could avoid overflow since
it is too difficult to have enough memory. For example, for
1000 pre-synaptic neurons, we need 1000x10 bit memory to
avoid overflow and 1000x10x2 for pipe-lining. Meanwhile,
the spike array only uses 1000 and 1000x2 for these cases.
Table I compares the memory footprint using AER and spike
array. Apparently, keeping spike array scales much better than
storing AER inputs.
F. LIF neuron
Most hardware friendly neural architecture focuses on ei-
ther Leaky-Integrate-and-Fire (LIF) or Integrate-and-Fire (IF)
TABLE I
COMPARISON BETWEEN KEEPING AER AND USING SPIKE ARRAY.
Paramter AER Spike array
# pre-synaptic neuron n n
one value width log2(n) n
X values width X × log2(n) n
Overflow condition X=n unneeded
Overflow +pipeline X=2n unneeded
Fig. 7. LIF neuron architecture
model due to their simplicity. By lowering the area cost of
neuron design, more neurons could be integrated.
Theoretically, a LIF/IF neuron computation is shown in the
equation bellow:
Vj(t) = Vj(t− 1) +
∑
i
wi,j × xi(t− 1)− λ (1)
Where:
• Vj(t) is the membrane potential of neuron j at time step
t,
• wi,j is the connection weight (synapse strength) between
the pre-synapse neuron i and the post-synapse neuron j.
• xi(t− 1) is the output spike of pre-synapse neuron i
• λ is the constant leaky (λ = 0 for IF).
The output spike of neuron j follows this equation:
xj(t) =
{
1, if Vj(t) ≥ V t
0, otherwise
(2)
Figure 7 shows the architecture of LIF neuron. The weighted
input (i wspike) is fed into an adder+register structure to
accumulate the value. At the end of time step, the inverted
value of leak is fed to reduce the membrane potential. The
membrane potential is compared with threshold to check the
firing condition. If the neuron fire, it sets the count down
refac cnt to keep the neuron stops working for several time
step.
G. Recurrent connection
Beside the crossbar for forwarding connection, there is an
recurrent connection in our design. Note that the ANN-SNN
conversion does not need this step. The architecture is similar
to Figure 6, where the output spike array is converted to a
series of spiking index. These indexes are sent to the the PE
of the same layer to perform the recurrent. Also, a fixed and
Fig. 8. Learning Block.
negative weight crossbar is used without a RAM because the
weight is fixed. Therefore, we could reduces the area cost of
recurrent connection.
For inter-neuron communication, the recurrent is detected
by checking whether a source neuron belongs to the same
layer with current one.
H. STDP Learning Block
The learning block of SNPC follows the STDP learning
rule:
• It first stores the pre and post-synaptic neuron spike.
• Once there is a post-synaptic neuron spike, it increases
the weights of previously fired pre-synaptic neurons and
reduces the weights of lately fired pre-synaptic neurons.
Figure 8 shows the learning block architecture. A First, the
post syn RAM (post-synaptic neuron spike SRAM) is read to
check whether the calculated time step has outgoing spike. If
not, it skips the calculation. Then, it reads the pre-synaptic
spike from pre syn SRAM to find the pre-synaptic neuron
fires before and after the calculating time step. We would like
to note that the calculating time step is performed after the
time step of the LIF core since we need to know the spike
after it. The read value is OR with value stored in a register.
The final results are two vectors representing the pre-synaptic
neurons.
The decoder read these values using the same architecture
of the SNPC decoder, then it extracts the addresses one by
one, feeds to address 0 and obtains the weight at data 0 at
the following cycle. Depending on the ”before/after” regis-
ters, it increase/decrease by 1 and write back to the weight
SRAM. Our STDP algorithm also follows two main rules:
(1) adaptive threshold: during learning, the threshold of a
neuron is increased once it fires and slowly reduced; (2) weight
normalization: the sum of all weights of a neuron is constant.
I. Software platform
In this study, we present two hardware platforms. The first
one is based on the work in Diehl et al. [13] which is a
direct conversion of ANN to SNN. The second one is based
on a modified version of BindsNet - a Python-based SNN
simulator [14]. We implemented both derived SNN systems
in hardware (described later).
1) ANN to SNN Conversion: To perform the ANN to SNN
conversion, we used the MATLAB DeepLearnToolbox [15]
which provides both convolutional and full-connected net-
works. This part of code helps training normal ANNs for
implementaiton. The conversion to SNNs with normalization
is done by [13]. His conversion targets MNIST benchmarks;
however, a similar platform of conversion is found in [16].
For hardware implementation, the weights, thresholds for
this conversion are needed. This SNN version is based on
IF (integrate and fire) spiking neuron model. Thanks to the
normalization by [13], the threshold is fixed to 1. Furthermore,
we also used fixed-point for the weights. For example, if we
use 7 fractional bits, the weight and threshold is multiplied
to 28. The simulation is performed with fixed-bit to observe
the accuracy. At the end, we conclude that 7-bit is the most
suitable one. Further results could be seen in the evaluation
section. We have to note that by directly converting ANN
to SNN, we could explore an enormous amount of existing
algorithms and methods of ANN. Therefore, training offline
using ANN and convert to fixed-point values to execute in
hardware is a possible solution.
2) Spiking Neural Network simulator: Although ANN to
SNN conversion is a helpful method in re-implementing
ANN algorithms, it is not a natural approache. To solve this
problem, we used here a spiking neural network simulator call
BindsNet [14] to help enhancing the design.
BindsNet is built on the famous Pytorch [17] deep learning
neural network library to implement the function of neural
network. Although there are some existing models for SNN
within BinsNet, their target is to simulate the function of brain,
not the hardware design. To do so, we implement our own
Python package based on BindsNet to reuse their functions. On
top of that, we build our own hardware friendly SNN system.
Since BindsNet already implements the spiking generator and
several other modules, we reused them in our own package.
Here, we provides three main features:
• First, we provide a simple LIF core and SNN as we previ-
ously designed in Section II. The Python snippet could be
found bellow. Note that we use adaptive threshold here,
which is fixed during interference.
• Our own simplified STDP version: fixed change (Fixed
∆w ) instead of time-dependent change (Fixed ∆w ) is
applied into hardware.
• Our off-line training flow. The weights and threshold are
converted to fixed bits instead of floating points. These
values are also loaded to our software SNN to evaluate
the accuracy. They are also exported to binary files which
are later read by hardware as off-line training.
Note that the original STDP rule follows the spike traces:
∆w =
{
ηpostχpre on post-synaptic spike;
−ηpreχpost on pre-synaptic spike;
Fig. 9. On-chip communication architecture.
where the spike traces (χpre and χpost) are set to 1 at the
events then decaying to 0. Here, we call this Adaptive ∆w
while our method is called Fixed ∆w.
In conclusion, we built the software model for SNNs that
approximate the accuracy of hardware model. We actually
could further apply fixed point conversions for better accuracy.
The same method could be re-used from the Matlab model.
J. Integration of SNN into On-chip Communication
In the last section, we have shown the overall architecture
and the design in hardware and software for SNN. In this
section, we discuss the integration of the SNN to the on-chip
communication. As already shown in Figure 1, the overall
design consists of PE (NI and SNPC) and the routing block.
Figure 9 shows more detail of the on-chip communication.
The 3D-mesh topology is formed to support the 3D-ICs and
the SNNs where the interconnect between layers are based on
TSVs. Each router has seven ports for seven directions. Here
the incoming flit is routed based on the destination field the
flit structure in Figure 3. The routed flit is sent to a proper
port via a crossbar which is composed of multiplexers and
demultiplexers. Thanks to the routing ability of the router, a
flit can travel from one node to any node within the system.
Since the NoC is fault sensitive, we have developed several
fault-tolerance methods for correcting hard faults in buffer
[18], crossbar [18], interconnect (intra- [18] and inter- [19]
layer), and soft-errors [20], [21]. All of these techniques are
well integrated in the on-chip communication to help it recover
from both permanent and transient fault.
III. EVALUATION
This section first provides the evaluation method for our
SNNs. Then, it shows the hardware results in ASIC 45nm
technology. In the following part, we evaluate the SNNs under
the popular MNIST benchmarks with two SNN model: ANN
to SNN conversion and unsupervised STDP.
A. Evaluation methodology
We first perform the software platform simulation to
have a preliminary result for the design. Then, the hard-
ware implementation is performed. For evaluations, we select
MNIST [22] which is one of most popular dataset. This is
also the current limitation for SNN learning algorithm. The
data (pixel) is normalized with the maximum value (256) and
encoded using Poisson distribution.
B. ANN to SNN conversion for multi-layer networks
For the ANN to SNN conversion, we use two networks:
784:1200:1200:10 and 784:48:10 for MNIST dataset. Fig-
ure 10 and 11 show the 784:48:10 and 784:1200:1200:10
SNNs, respectively. A time step is 0.0001 second which make
the total number of time steps 350. Here, we also evaluate
the fixed point SNN where we keep the least significant
bit in representation. We also evaluated INT SNN which
converts 7-bit fixed point to all integer which give the result
for hardware implementation. We can easily see the drop in
Fig. 10. Accuracy result of ANN-to-SNN conversion (784:48:10) for MNIST.
Time step is 0.001 second.
terms of accuracy when comparing the floating point SNN
and the fixed point ones. The drops are significant when the
number of representing bit is less than 5 in 784:48:10 and 6 in
784:1200:1200:10. The main reason is the larger and deeper
network will accumulate the differences in values which make
more inaccurate results. Nevertheless, we can easily see that 7-
bit fixed point is the best candidate for implementation which
provides nearly identical accuracy at the end and only slower
response time. For the smaller network, 6- and 5-bit fixed point
versions are considerable; however, the final results are bellow
95% which is not high in the state-of-the-art standard. For the
large network (784:1200:1200:10), we can see the 7-bit or
INT SNN reach the floating point SNNs. The floating point,
7-bit and INT SNN have the accuracy of 98.25%, 98.13% and
98.12%, respectively.
On the other hand, the larger network of floating point SNN
also saturates faster at the 45th time step where the 7-bit
Fig. 11. Accuracy result of ANN-to-SNN conversion (784:1200:1200:10) for
MNIST. Time step is 0.001 second.
TABLE II
ACCURACY RESULT OF STDP LEARNING FOR SNNS.
N Diehl & Cook [24] Adaptive ∆w Fixed ∆w HW SNN
100 79.44% 79.31% 71.08% 71.32%
400 88.87 % 84.94% 83.93% 84.05%
and INT ones stature around the 55th. If the system cuts the
operation at this point, it could saves nearly 84.28% of compu-
tation time. By using the clock gating [23] where the energy
could be saved around 69% at zero data switching activity,
the power consumption could be dramatically dropped. More
power could be reserved with power gating technique.
C. Unsupervised STDP
The previous section evaluates the ANN to SNN conversion.
In this section, we evaluate the unsupervised STDP method.
Here we adopt the network of Diehl & Cook [24] whith a
sligt modification. Instead of using an inhibitory layer; we use
recurrent connection which reduces the network into half size
for hardware implementation. The recurrent version could be
found in the work Hazel et al. [14]. Furthermore, we simplify
the architecture to be identical to hardware implementation.
The network size of Diehl & Cook is 784:N:N while our
network is 784:N.
Table II shows the accuracy comparison between Diehl &
Cook [24] network and our three versions: (1) Adaptive ∆w:
weight-dependent change (∆w = w×learning rate); (2) Fixed
∆w: constant weight change; and (3) HW SNN: constant
weight change and 8-bit fixed point for all parameters (weight,
threshold).
Comparing between the adaptive ∆w and Diehl &
Cook [24], we could observe a small drop in accuracy by using
our simple RTL-like model. The drop is insignificant in N=100
but around 3.8% in N=400. However, by completely convert to
RTL model, the drop become more significant. The accuracy
loss is 8.12% and 2.82% for N=100 and 400, respectively.
While the change between HW SNN and fixed ∆w is not
significant, we easily observe the changing ∆w affects the
accuracy.
D. Spiking computation module
Table III shows the comparison between our and existing
works. Note that due to lack of library, we use register files
instead of proper memory which makes the area cost much
higher than SRAM design.
Comparing between the existing work, then proposed our
has lower area cost among them. When comparing with the
work in Seo et al. [25], our system’s area cost is smaller
despite of having 256 physical neurons, 8-bit instead of 1-
bit and register instead of SRAM. The work by Frenkel et al.
[26], Akyopyan et al. [3] and is also smaller, but by converting
to 45 nm and 8 bit weight, our design is still smaller.
The Loihi chip by Intel [2] is the largest design; however,
they have much higher number of neurons and synapses as
well as embeds programmable learning algorithm.
IV. CONCLUSION
This work presents a design and implementation for Spiking
Neural Network in hardware and software. This work is a
promising step for further study the implementation and ad-
vanced optimization of hardware SNNs. Under ANN to SNN
conversion, our SNN could reach 99% accuracy. The pure
SNN approach, such as STDP, has lower accuracy; however,
it is still promising result which could be further optimized.
Furthermore, we also present an efficient method to localize
up to seven permanent faults in on-chip communication and
remove transient faults.
Further study in learning algorithm, memory technology
could help advance the SNN design. Further investigation is
needed to study the behavior of faults for a robust system
architecture.
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